

# MOS INTEGRATED CIRCUIT $\mu$ PD43256B

# 256K-BIT CMOS STATIC RAM 32K-WORD BY 8-BIT

# Description

The  $\mu$ PD43256B is a high speed, low power, and 262,144 bits (32,768 words by 8 bits) CMOS static RAM.

Battery backup is available. And A and B versions are wide voltage operations.

The µPD43256B is packed in 28-pin plastic DIP, 28-pin plastic SOP and 28-pin plastic TSOP (I) (8 x 13.4 mm).

# Features

- 32,768 words by 8 bits organization
- Fast access time: 70, 85, 100, 120, 150 ns (MAX.)
- Low voltage operation (A version: Vcc = 3.0 to 5.5 V, B version: Vcc = 2.7 to 5.5 V)
- Low Vcc data retention: 2.0 V (MIN.)
- /OE input for easy application

Part number	Access time	Operating supply	Operating ambient		Supply currer	nt
	ns (MAX.)	voltage	temperature	At operating	At standby	At data retention
		V	°C	mA (MAX.)	μΑ (MAX.)	$\mu$ A (MAX.) <sup>Note1</sup>
μPD43256B-xxL	70, 85	4.5 to 5.5	0 to 70	45	50	3
$\mu$ PD43256B-xxLL					15	2
μPD43256B-Axx	85, 100 <sup>Note2</sup> , 120 <sup>Note2</sup>	3.0 to 5.5				
μPD43256B-Bxx <sup>Note2</sup>	100, 120, 150	2.7 to 5.5				

Notes 1. TA  $\leq$  40 °C, Vcc = 3.0 V

**2.** Access time: 85 ns (MAX.) (Vcc = 4.5 to 5.5 V)

#### Version X and P

This Data sheet can be applied to the version X and P. Each version is identified with its lot number. Letter X in the fifth character position in a lot number signifies version X, letter P, version P.

NEC	JAPAN
D43256B	
0000000	000
Lot numbe	 r

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Document No. M10770EJCV0DS00 (12th edition) Date Published June 2000 NS CP (K) Printed in Japan The mark  $\star$  shows major revised points.


© NEC Corporation 1990, 1993, 1994

# **Ordering Information**

Part number	Package	Access time	Operating supply	Operating ambient	Remark
		ns (MAX.)	voltage	temperature	
			V	°C	
μPD43256BCZ-70L	28-PIN PLASTIC DIP	70	4.5 to 5.5	0 to 70	L version
μPD43256BCZ-85L	(15.24 mm (600))	85			
μPD43256BCZ-70LL		70			LL version
μPD43256BCZ-85LL		85			
$\mu$ PD43256BGU-70L	28-PIN PLASTIC SOP	70			L version
μPD43256BGU-85L	(11.43 mm (450))	85			
μPD43256BGU-70LL		70			LL version
μPD43256BGU-85LL		85			
μPD43256BGU-A85		85	3.0 to 5.5		A version
μPD43256BGU-A10		100			
μPD43256BGU-A12		120			
μPD43256BGU-B10		100	2.7 to 5.5		B version
μPD43256BGU-B12		120			
$\mu$ PD43256BGW-70LL-9JL	28-PIN PLASTIC TSOP (I)	70	4.5 to 5.5		LL version
$\mu$ PD43256BGW-85LL-9JL	(8x13.4) (Normal bent)	85			
μPD43256BGW-A85-9JL		85	3.0 to 5.5		A version
μPD43256BGW-A10-9JL		100			
μPD43256BGW-A12-9JL		120			
μPD43256BGW-B10-9JL		100	2.7 to 5.5		B version
μPD43256BGW-B12-9JL		120			
μPD43256BGW-B15-9JL		150			
$\mu$ PD43256BGW-70LL-9KL	28-PIN PLASTIC TSOP (I)	70	4.5 to 5.5		LL version
$\mu$ PD43256BGW-85LL-9KL	(8x13.4) (Reverse bent)	85			
μPD43256BGW-A85-9KL		85	3.0 to 5.5		A version
μPD43256BGW-A10-9KL		100			
μPD43256BGW-A12-9KL		120			
μPD43256BGW-B10-9KL		100	2.7 to 5.5		B version
μPD43256BGW-B12-9KL		120			
μPD43256BGW-B15-9KL		150			

# Pin Configurations (Marking Side)

/xxx indicates active low signal.



28-PIN PLASTIC DIP (15.24 mm (600))

A0 - A14	: Address inputs
I/O1 - I/O8	: Data inputs / outputs
/CS	: Chip Select
/WE	: Write Enable
/OE	: Output Enable
Vcc	: Power supply
GND	: Ground

Remark Refer to Package Drawings for the 1-pin index mark.


28-PIN PLASTIC SOP (11.43 mm (450))

[ µPD43256BGU-xxL ]

[ µPD43256BGU-xxLL ]

[ µPD43256BGU-Axx ]

[ µPD43256BGU-Bxx ]



A0 - A14	: Address inputs
I/O1 - I/O8	: Data inputs / outputs
/CS	: Chip Select
/WE	: Write Enable
/OE	: Output Enable
Vcc	: Power supply
GND	: Ground

Remark Refer to Package Drawings for the 1-pin index mark.

28-PIN PLASTIC TSOP (I) (8x13.4) (Normal bent) [ μPD43256BGW-xxLL-9JL ] [ μPD43256BGW-Axx-9JL ]

[ µPD43256BGW-Bxx-9JL ]



28-PIN PLASTIC TSOP (I) (8x13.4) (Reverse bent)

[ µPD43256BGW-xxLL-9KL ]

[ μPD43256BGW-Axx-9KL ]

[ µPD43256BGW-Bxx-9KL ]


A10○	28 1	<○ /OE
/cs ○>	27 2	- → O A11
I/O8 ○◄→→	26 3	
I/07 ○ <del>&lt; →</del>	25 4	- ─── A8
I/O6 ◯ <b>&gt;</b>	24 5	← ─ ○ A13
I/O5 ○ <b>&gt;</b>	23 6	<o th="" we<=""></o>
I/O4 ◯ <b>≻</b>	22 7	
GND O	21 8	► → ○ A14
I/O3 ○ <del>&lt; →</del>	20 9	←────────────────────── A12
I/O2 ○ <del>&lt; →</del>	19 10	<b>→</b> ○ A7
I/O1 ◯ <del>&lt; →</del>	18 11	<b>≺</b> −−○ A6
A0 ○>	17 12	A5
A1 O►	16 13	○ A4
A2 O	15 14	- ← ─ ○ A3

A0 - A14	: Address inputs
I/O1 - I/O8	: Data inputs / outputs
/CS	: Chip Select
/WE	: Write Enable
/OE	: Output Enable
Vcc	: Power supply
GND	: Ground

Remark Refer to Package Drawings for the 1-pin index mark.

Data Sheet M10770EJCV0DS00

# **Block Diagram**



#### **Truth Table**

/CS	/OE	/WE	Mode	I/O	Supply current
Н	×	×	Not selected	High impedance	lsв
L	Н	Н	Output disable		ICCA
L	×	L	Write	Din	
L	L	Н	Read	Dout	

Remark ×: VIH or VIL

# **Electrical Specifications**

# **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.5 <sup>Note</sup> to +7.0	V
Input / Output voltage	VT		-0.5 <sup>Note</sup> to Vcc + 0.5	V
Operating ambient temperature	TA		0 to 70	°C
Storage temperature	Tstg		-55 to +125	°C

Note -3.0 V (MIN.) (Pulse width : 50 ns)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## **Recommended Operating Conditions**

Parameter	Symbol	Condition	μPD432	56B-xxL	μPD432	56B-Axx	μPD432	56B-Bxx	Unit
			µPD43256B-xxLL						
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Supply voltage	Vcc		4.5	5.5	3.0	5.5	2.7	5.5	V
High level input voltage	Vін		2.2	Vcc+0.5	2.2	Vcc+0.5	2.2	Vcc+0.5	V
Low level input voltage	VIL		-0.3 <sup>Note</sup>	+0.8	-0.3 Note	+0.5	-0.3 <sup>Note</sup>	+0.5	V
Operating ambient temperature	TA		0	70	0	70	0	70	°C

Note -3.0 V (MIN.) (Pulse width: 50 ns)

## Capacitance (T<sub>A</sub> = 25 °C, f = 1 MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	VIN = 0 V			5	pF
Input / Output capacitance	Cı/o	V1/0 = 0 V			8	pF

Remarks 1. VIN : Input voltage

VI/o : Input / Output voltage

2. These parameters are periodically sampled and not 100% tested.

Parameter	Symbol	Test condition	μPD	43256B	-xxL	μPD	43256B-	xxLL	Unit
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current	Ilo	Vi/o = 0 V to Vcc, /OE = ViH or	-1.0		+1.0	-1.0		+1.0	μA
		/CS = VIH or /WE = VIL							
Operating supply current	ICCA1	/CS = V <sub>IL</sub> , Minimum cycle time, $I_{VO} = 0 \text{ mA}$			45			45	mA
	ICCA2	/CS = VIL, II/0 = 0 mA			10			10	
	Іссаз	/CS $\leq$ 0.2 V, Cycle = 1 MHz,			10			10	
		$I_{\text{I/O}}$ = 0 mA, $V_{\text{IL}} \leq 0.2$ V, $V_{\text{IH}} \geq V_{\text{CC}} - 0.2$ V							
Standby supply current	lsв	/CS = VIH			3			3	mA
	ISB1	$/CS \ge V_{CC} - 0.2 V$		1.0	50		0.5	15	μA
High level output voltage	Voh1	Iон = -1.0 mA	2.4			2.4			V
	Vон2	Iон = -0.1 mA	Vcc-0.5			Vcc-0.5			
Low level output voltage	Vol	lo∟ = 2.1 mA			0.4			0.4	V

## DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (1/2)

Remarks 1. VIN : Input voltage

VI/o : Input / Output voltage

2. These DC characteristics are in common regardless of package types.

								1			
Parameter	Symbol	Test conditi	ion		μPD	43256B	Axx	μPD43256B-Bxx			Unit
					MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Input leakage current	lu	V <sub>IN</sub> = 0 V to V <sub>CC</sub>			-1.0		+1.0	-1.0		+1.0	μA
I/O leakage current	Ilo	$V_{I/O} = 0 V$ to Vcc, $OE = V_{II}$	нor		-1.0		+1.0	-1.0		+1.0	μA
		$/CS = V_{IH} \text{ or } /WE = V_{IL}$	-								
Operating supply current	ICCA1	/CS = VIL,	$\mu$ PD4	3256B-Axx			45			-	mA
		Minimum cycle time,	μPD4	3256B-Bxx			-			45	
		Ivo = 0 mA	١	$Vcc \le 3.3 V$			-			20	
	ICCA2	$/CS = V_{IL}, I_{I/O} = 0 \text{ mA}$	_				10			10	
			١	$Vcc \le 3.3 V$			_			5	
	Іссаз	/CS ≤ 0.2 V, Cycle = 1 MH	<b>Iz, I</b> i/o	= 0 mA,			10			10	
		$V\text{IL} \leq 0.2 \text{ V}, \text{ VIH} \geq V\text{CC} - 0.2$	2 V N	$Vcc \le 3.3 V$			_			5	
Standby supply current	lsв	/CS = VIH	_				3			3	mA
			١	$Vcc \le 3.3 V$			-			2	
	ISB1	$/CS \ge Vcc - 0.2 V$	_			0.5	15		0.5	15	μA
			١	$Vcc \le 3.3 V$			_		0.5	10	
High level output voltage	Voh1	Іон = −1.0 mA, Vcc ≥ 4.5 V	/		2.4			2.4			V
		Іон = –0.5 mA, Vcc < 4.5 V		2.4			2.4				
	Vон2	Іон = −0.02 mA		Vcc-0.1			Vcc-0.1				
Low level output voltage	Vol	lo∟ = 2.1 mA, Vcc ≥ 4.5 V				0.4			0.4	V	
		IoL = 1.0 mA, Vcc < 4.5 V					0.4			0.4	
	Vol1	lo∟ = 0.02 mA					0.1			0.1	

# DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted) (2/2)

Remarks 1. VIN : Input voltage


VI/0 : Input / Output voltage

2. These DC characteristics are in common regardless of package types.

## AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


#### **AC Test Conditions**

NEC




#### Output Load

AC characteristics should be measured with the following output load conditions.



**Remark** CL includes capacitance of the probe and jig, and stray capacitance.

[  $\mu$ PD43256B-A85,  $\mu$ PD43256B-A10,  $\mu$ PD43256B-A12,  $\mu$ PD43256B-B10,  $\mu$ PD43256B-B12,  $\mu$ PD43256B-B15 ] Input Waveform (Rise and Fall Time  $\leq$  5 ns)



## Output Load

AC characteristics should be measured with the following output load conditions.

taa, tacs, toe, toh	tchz, tclz, tohz, tolz, twhz, tow
1TTL + 100 pF	1TTL + 5 pF

# Read Cycle (1/2)

Parameter	Symbol		$Vcc \ge 4.5 V$					
		$\mu$ PD432	256B-70	μPD432				
				μPD43256B-	A85/A10/A12			
				μPD43256B-	B10/B12/B15			
		MIN.	MAX.	MIN.	MAX.			
Read cycle time	trc	70		85		ns		
Address access time	taa		70		85	ns	Note	
/CS access time	tacs		70		85	ns		
/OE access time	toe		35		40	ns		
Output hold from address change	tон	10		10		ns		
/CS to output in low impedance	tc∟z	10		10		ns		
/OE to output in low impedance	tolz	5		5		ns		
/CS to output in high impedance	tснz		30		30	ns		
/OE to output in high impedance	tонz		30		30	ns		

Note See the output load.

**Remark** These AC characteristics are in common regardless of package types and L, LL versions.

Read	Cycle	(2/2)
------	-------	-------


Parameter	Symbol			Vcc ≥	3.0 V					Vcc ≥	2.7 V			Unit	Con-
		·	3256B .85	•	3256B 10		3256B 12	•	3256B 10	•	3256B 12		3256B 15		dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	85		100		120		100		120		150		ns	
Address access time	taa		85		100		120		100		120		150	ns	Note
/CS access time	tacs		85		100		120		100		120		150	ns	
/OE access time	toe		50		60		60		60		60		70	ns	
Output hold from address change	tон	10		10		10		10		10		10		ns	
/CS to output in low impedance	tcLz	10		10		10		10		10		10		ns	
/OE to output in low impedance	toLz	5		5		5		5		5		5		ns	
/CS to output in high impedance	tснz		35		35		40		35		40		50	ns	
/OE to output in high impedance	tонz		35		35		40		35		40		50	ns	


Note See the output load.

**Remark** These AC characteristics are in common regardless of package types.

# NEC

# **Read Cycle Timing Chart**





# Write Cycle (1/2)

Parameter	Symbol		$Vcc \ge 4.5 V$				Condition
		μPD432	256B-70	μPD432			
				μPD43256B-	A85/A10/A12		
				μPD43256B-	B10/B12/B15		
		MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	70		85		ns	
/CS to end of write	tcw	50		70		ns	
Address valid to end of write	taw	50		70		ns	
Write pulse width	twp	55		60		ns	
Data valid to end of write	tow	30		35		ns	
Data hold time	tон	0		0		ns	
Address setup time	tas	0		0		ns	
Write recovery time	twr	0		0		ns	
/WE to output in high impedance	twнz		30		30	ns	Note
Output active from end of write	tow	10		10		ns	

Note See the output load.

Remark These AC characteristics are in common regardless of package types and L, LL versions.


#### Write Cycle (2/2)

Parameter	Symbol			Vcc≥	3.0 V					Vcc ≥	2.7 V			Unit	Con-
			3256B .85	μPD4 -A	3256B 10		3256B 12		3256B 10	•	3256B 12		3256B 15		dition
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	85		100		120		100		120		150		ns	
/CS to end of write	tcw	70		70		90		70		90		100		ns	
Address valid to end of write	taw	70		70		90		70		90		100		ns	
Write pulse width	twp	60		60		80		60		80		90		ns	
Data valid to end of write	tow	60		60		70		60		70		80		ns	
Data hold time	tон	0		0		0		0		0		0		ns	
Address setup	tas	0		0		0		0		0		0		ns	
Write recovery	twr	0		0		0		0		0		0		ns	
/WE to output in high impedance	twнz		30		35		40		35		40		50	ns	Note
Output active from end of write	tow	10		10		10		10		10		10		ns	

#### Note See the output load.

Remark These AC characteristics are in common regardless of package types.


# Write Cycle Timing Chart 1 (/WE Controlled)



Cautions 1. /CS or /WE should be fixed to high level during address transition.

- 2. When I/O pins are in the output state, therefore the input signals must not be applied to the output.
- Remarks 1. Write operation is done during the overlap time of a low level /CS and a low level /WE.
  - 2. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.
  - **3.** If /CS changes to low level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.

# Write Cycle Timing Chart 2 (/CS Controlled)



- Cautions 1. /CS or /WE should be fixed to high level during address transition.
- $\star$

2. When I/O pins are in the output state, therefore the input signals must not be applied to the output.

**Remark** Write operation is done during the overlap time of a low level /CS and a low level /WE.


# Low Vcc Data Retention Characteristics (T<sub>A</sub> = 0 to 70 °C)

Parameter	Symbol Test Condition		μPI	$\mu$ PD43256B-xxL			μPD43256B-xxLL			
						μPE	043256B-	Axx		
						μPE	043256B-	Bxx		
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Data retention supply voltage	Vccdr	$/CS \ge V_{CC} - 0.2 V$	2.0		5.5	2.0		5.5	V	
Data retention supply current	ICCDR	$Vcc = 3.0 \text{ V}, /CS \ge Vcc - 0.2 \text{ V}$		0.5	20 <sup>Note1</sup>		0.5	7 <sup>Note2</sup>	μA	
Chip deselection to data retention mode	<b>t</b> CDR		0			0			ns	
Operation recovery time	tR		5			5			ms	

Notes 1. 3  $\mu$ A (T<sub>A</sub>  $\leq$  40 °C)

**2.** 2  $\mu$ A (T<sub>A</sub>  $\leq$  40 °C), 1  $\mu$ A (T<sub>A</sub>  $\leq$  25 °C)

# **Data Retention Timing Chart**





Note A version : 3.0 V, B version : 2.7 V


**Remark** The other pins (Address, /OE, /WE, I/O) can be in high impedance state.

# **Package Drawings**

# 28-PIN PLASTIC DIP (15.24 mm (600))








#### NOTES

- 1. Each lead centerline is located within 0.25 mm of its true position (T.P.) at maximum material condition.
- 2. Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS
А	38.10 MAX.
В	2.54 MAX.
С	2.54 (T.P.)
D	0.50±0.10
F	1.2 MIN.
G	3.6±0.3
Н	0.51 MIN.
I	4.31 MAX.
J	5.72 MAX.
K	15.24 (T.P.)
L	13.2
М	$0.25\substack{+0.10 \\ -0.05}$
N	0.25
R	0 - 15°
F	P28C-100-600A1-2


# \* 28-PIN PLASTIC SOP (11.43 mm (450))



detail of lead end








#### NOTE


Each lead centerline is located within 0.12 mm of its true position (T.P.) at maximum material condition.


175.44	
ITEM	MILLIMETERS
А	$18.0\substack{+0.6\\-0.05}$
В	1.27 MAX.
С	1.27 (T.P.)
D	$0.42\substack{+0.08\\-0.07}$
Е	0.2±0.1
F	2.95 MAX.
G	2.55±0.1
Н	11.8±0.3
I	8.4±0.1
J	1.7±0.2
К	0.22±0.05
L	0.7±0.2
М	0.12
Ν	0.10
Р	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$


P28GU-50-450A-4

# 28-PIN PLASTIC TSOP(I) (8x13.4)











#### NOTES


- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.4mm MAX.)


ITEM	MILLIMETERS
А	8.0±0.1
В	0.6 MAX.
С	0.55 (T.P.)
D	$0.22\substack{+0.08\\-0.07}$
G	1.0
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
к	$0.145\substack{+0.025\\-0.015}$
L	0.5±0.1
М	0.08
Ν	0.10
Р	13.4±0.2
Q	0.1±0.05
R	$3^{\circ}^{+7^{\circ}}_{-3^{\circ}}$
S	1.2 MAX.
	P28GW-55-9JL-2

# 28-PIN PLASTIC TSOP(I) (8x13.4)









#### NOTE

- 1. Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.
- 2. "A" excludes mold flash. (Includes mold flash : 8.4mm MAX.)

ITEM	MILLIMETERS
A	8.0±0.1
В	0.6 MAX.
С	0.55 (T.P.)
D	$0.22\substack{+0.08 \\ -0.07}$
G	1.0
Н	12.4±0.2
I	11.8±0.1
J	0.8±0.2
к	$0.145\substack{+0.025\\-0.015}$
L	0.5±0.1
М	0.08
Ν	0.10
Р	13.4±0.2
Q	0.1±0.05
R	3°+7° _3°
S	1.2 MAX.
	P28GW-55-9KL-2

## **Recommended Soldering Conditions**

The following conditions (See table below) must be met when soldering  $\mu$ PD43256B. For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case soldering is done under different conditions.

#### **Types of Surface Mount Device**

μPD43256BGU-xxL	: 28-PIN PLASTIC SOP (11.43 mm (450))
$\mu$ PD43256BGU-xxLL	: 28-PIN PLASTIC SOP (11.43 mm (450))
μPD43256BGU-Axx	: 28-PIN PLASTIC SOP (11.43 mm (450))
μPD43256BGU-Bxx	: 28-PIN PLASTIC SOP (11.43 mm (450))
$\mu$ PD43256BGW-xxLL-9JL	: 28-PIN PLASTIC TSOP (I) (8x13.4) (Normal bent)
$\mu$ PD43256BGW-xxLL-9KL	: 28-PIN PLASTIC TSOP (I) (8x13.4) (Reverse bent)
$\mu$ PD43256BGW-Axx-9JL	: 28-PIN PLASTIC TSOP (I) (8x13.4) (Normal bent)
$\mu$ PD43256BGW-Axx-9KL	: 28-PIN PLASTIC TSOP (I) (8x13.4) (Reverse bent)
$\mu$ PD43256BGW-Bxx-9JL	: 28-PIN PLASTIC TSOP (I) (8x13.4) (Normal bent)
$\mu$ PD43256BGW-Bxx-9KL	: 28-PIN PLASTIC TSOP (I) (8x13.4) (Reverse bent)

Please consult with our sales offices.

#### Types of Through Hole Mount Device

$\mu$ PD43256BCZ-xxL	: 28-PIN PLASTIC DIP (15.24 mm (600))
μPD43256BCZ-xxLL	: 28-PIN PLASTIC DIP (15.24 mm (600))

Soldering process	Soldering conditions
Wave soldering (only to leads)	Solder temperature : 260 °C or below,
	Flow time : 10 seconds or below
Partial heating method	Terminal temperature : 300 °C or below,
	Time : 3 seconds or below (Per one lead)

Caution Do not jet molten solder on the surface of package.

# NEC

[ MEMO ]

#### - NOTES FOR CMOS DEVICES -

# **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### **②** HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of June, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:

"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.